Skip to main content
Search
Search This Blog
SoC Physical Design
Learn Together, Share Together
Home
News Articles
References
Privacy Policy
Contact Us
More…
Posts
September 04, 2020
ZERO WIRE LOAD MODEL
September 01, 2020
Two Pass Synthesis
August 28, 2020
DB File
August 24, 2020
Liberty File
August 21, 2020
Parameters of Floorplanning
August 19, 2020
Steps of Floorplanning and its output
August 17, 2020
Input Files and Macros Placement Guidelines
August 12, 2020
Data Requirements and Goals of Floorplanning
August 07, 2020
Partitioning
August 03, 2020
Cell Characterisation
July 29, 2020
TLU+ File
July 27, 2020
Interconnect Technology Format (ITF)
July 23, 2020
Technology File
Newer Posts
Older Posts
Home