Posts

Showing posts with the label SDC

Timing Exceptions - Multicycle Path

Timing Exceptions – False Path and, Min & Max Delay Path

ZERO WIRE LOAD MODEL

SDC File

Introduction to STA