Posts

Showing posts with the label Placement

Techniques to Fix Timing Violation

Latch-up and its prevention in CMOS

Physical Design - Decap Cells

Physical Cell - Tap Cell

Latch-up Improvement For Tap Less Library Through Modified Decoupling Capacitors Cells

Physical Cell - Boundary Cells

Physical Cell - Filler Cells

Two Pass Synthesis

Placement