Posts

Showing posts with the label STA

Techniques to Fix Timing Violation

The Effect of Clock Skew in Timing Analysis

Timing Exceptions - Multicycle Path

Timing Exceptions – False Path and, Min & Max Delay Path

Process Variations

Cell Characterisation

Timing Analysis of Paths Part - II