Posts

Showing posts with the label APR

Techniques to Fix Timing Violation

LEF File

Partitioning

Technology File

Floorplanning

Introduction to STA

ASIC Design Flow (Part- II)

ASIC Design Flow (Part- I)