Skip to main content

Search This Blog

SoC Physical Design

Learn Together, Share Together

Home
News Articles
References
Privacy Policy
More…
Contact Us

Home
News Articles
References
Privacy Policy
Contact Us

Home
News Articles
References
Privacy Policy
Contact Us

Posts

Showing posts with the label RTL

August 17, 2020

Input Files and Macros Placement Guidelines

Get link
Facebook
X
Pinterest
Email
Other Apps

August 12, 2020

Data Requirements and Goals of Floorplanning

Get link
Facebook
X
Pinterest
Email
Other Apps

August 07, 2020

Partitioning

Get link
Facebook
X
Pinterest
Email
Other Apps

Gate Level Netlist (GLN)

Get link
Facebook
X
Pinterest
Email
Other Apps

Older Posts Home

Powered by Blogger

SoC Physical Design Team | © 2020-21 All Rights Reserved.

SoC Physical Design: We are Physical Design Engineers. We have created this technical blog with the motto of a single point of source of information for ASIC Physical Design.

Menu

Technology
STA
Design Setup
Floorplanning
Placement
CTS
Routing
Signoff Checks

Archive

November 20201
October 20207
September 20209
August 20208
July 20209
June 202015
May 20203

Labels

Antenna Effect3
APR8
Architecture2
ASIC10
Blockages1
Cells5
Characterisation2
Clock5
CMOS4
Core2

Show more Show less

Total Pageviews

Followers